Stories by blakepelton

Better Memory Tiering, Right from the First Placement

Efficient Lossless Compression of Scientific Floating-Point Data on CPUs and GPU

Contiguitas: The Pursuit of Physical Memory Contiguity in Datacenters

EDM: An Ultra-Low Latency Ethernet Fabric for Memory Disaggregation

Re-architecting End-host Networking with CXL

An Analysis of User-Space Idle State Instructions on x86 Processors

Forest: Access-Aware GPU UVM Management

UPP: Universal Predicate Pushdown to Smart Storage

RayN: Ray Tracing Acceleration with Near-Memory Computing

Shadow: Simultaneous Multi-Threading Architecture with Asymmetric Threads

Light-Weight Cache Replacement for Instruction Heavy Workloads

LoopFrog: In-Core Hint-Based Loop Parallelization

CHERIoT RTOS: An OS for Fine-Grained Memory-Safe Compartments

Dynamic Load Balancer in Intel Xeon Scalable Processor

The XOR Cache: A Catalyst for Compression

Rearchitecting the Thread Model of In-Memory Key-Value Stores with μTPS

CHERIoT: Complete Memory Safety for Embedded Devices

Morsel-Driven Parallelism

Rearchitecting the Thread Model of In-Memory Key-Value Stores with μTPS

Tai Chi: A General High-Efficiency Scheduling Framework for SmartNICs

1