Stories by matt_d

ARMv8-A system semantics: instruction fetch in relaxed architectures

On the unreasonable effectiveness of Richardson extrapolation

Compiler-Based Graph Representations for Deep Learning Models of Code

Slow and Steady: Measuring and Tuning Multicore Interference (RTAS 2020) [pdf]

FPGA 2020 Highlights: An HLS Perspective

HOPL IV: History of Programming Languages – Accepted Papers

Romu: Fast Nonlinear Pseudo-Random Number Generators Providing High Quality

Highlights from FPGA 2020

MC Ruler: Seamless LLVM-MCA CMake integration

Coz vs. Sampling Profilers

Addressing Temporal Memory Safety

MLIR: A Compiler Infrastructure for the End of Moore's Law

Executables and Libraries – Linking and Loading – Readings, Software, Talks

CGO (Code Generation and Optimization) 2020 Proceedings

Predictable Accelerator Design with Time-Sensitive Affine Types (PLDI 2020)

Oral History of Bert Sutherland

Generating Fast Sparse Matrix Vector Multiplication from a HL Generic Fn. IR [pdf]

Verification of Machine Learning Programs [pdf]

Stanford Seminar – Centaur Technology's Deep Learning Coprocessor

Does register selection matter to performance on x86 CPUs?

78
79
80
81
82
83
84
85
86
87