Stories by matt_d

You are a Program Synthesizer

FWRISC (Featherweight RISC-V): Sizing Up the RISC-V Architecture

A Bug-Free RISC-V Core Without Simulation

RISC-V ASM Tutorial Collection – Western Digital

The Swiss Army Knife of Hashmaps

The VexRiscV CPU – A New Way to Design

Type erasure and reification

A Highly Productive Implementation of an Out-Of-Order Processor Generator

Reconfigurable Computing at Hyperscale [video]

Making Memories: Clojure for Hardware Engineers (And Others)

SIMD-Visualizer: A tool to graphically visualize SIMD code

How to design co-programs

Glow: LLVM-based machine learning compiler – 2018 LLVM Developers’ Meeting

Diagrammatic Execution Models for Functional Languages – Lambda World 2018

Deep Learning Inference in Facebook Data Centers

OOPSLA 2018 Videos

How many uops are there?

Time is Partial: distributed consistency models and weak memory models

Programming Abstractions and Synthesis-Aided Compilation for Emerging Computing

A Systematic Evaluation of Transient Execution Attacks and Defenses

97
98
99
100
101
102
103
104
105
106